This paper presents a Gated Recurrent Unit (GRU) based recurrent neural network (RNN) accelerator called Edge-DRNN designed for portable edge computing. EdgeDRNN adopts the spiking neural network inspired delta network algorithm to exploit temporal sparsity in RNNs. It reduces off-chip memory access by a factor of up to 10x with tolerable accuracy loss. Experimental results on a 10 million parameter 2-layer GRU-RNN, with weights stored in DRAM, show that EdgeDRNN computes them in under 0.5 ms. With 2.42 W wall plug power on an entry level USB powered FPGA board, it achieves latency comparable with a 92 W Nvidia 1080 GPU. It outperforms NVIDIA Jetson Nano, Jetson TX2 and Intel Neural Compute Stick 2 in latency by 6X. For a batch size of 1, EdgeDRNN achieves a mean effective throughput of 20.2 GOp/s and a wall plug power efficiency that is over 4X higher than all other platforms.
I. INTRODUCTION
Recurrent Neural Networks (RNN) are a subset of deep neural networks that are particularly useful for regression and classification tasks involving time series inputs. Gated RNNs which use Long Short-Term Memory units (LSTM) [1] and Gated-Recurrent Unit (GRU) [2] are used to overcome the vanishing gradient problem frequently encountered during RNN training with backpropagation through time. RNN models are frequently used in state-of-the-art models for automatic speech recognition tasks [3] , [4] .
In edge computing, computations are done locally on enduser devices to reduce latency and protect privacy [5] . RNNs achieve high accuracy at the cost of large memory footprint and expensive computation. RNNs are usually computed on the cloud with results sent to edge devices, which introduces high and variable latency, making it hard to guarantee real time performance for human computer interaction, robotics, and control applications. Previous work exploits weight pruning [6] [7] , structured weight matrix [8] , and temporal sparsity [9] to accelerate RNN computation by reducing the memory bottleneck of RNNs. However, these works used expensive FPGA boards with greater than 15 W power consumption and did not target portable edge devices with low latency demands and a limited power budget.
This paper describes an RNN accelerator for edge applications. The accelerator exploits temporal sparsity using the delta network (DeltaGRU) [10] algorithm. It achieves sub-millisecond inference of big multi-layer RNNs comparable with a desktop-level GPU, but with 38 times less power.
II. GATED-RECURRENT UNIT & DELTA NETWORK
The equations for a GRU layer of M neurons and Ndimensional input are given as:
where r, u, c ∈ R M are respectively the reset gate, the update gate and the cell state. W i ∈ R M×N , W h ∈ R M×M are weight matrices and b ∈ R M are bias vectors. σ denotes the logistic sigmoid.
Inspired by spiking neural networks, the DeltaGRU [10] reduces operations in GRU-RNNs while maintaining high prediction accuracy. In DeltaGRU, weights are multiplied with the delta vectors ∆x t = x t − x t−1 , ∆h t−1 = h t−1 − h t−2 between the current and the previous time steps and then added to a memory term M t = i=t i=0 (W∆x i + W∆h i−1 ) that is the accumulation of all previous products. The initial states are M 0 = b, x −1 = 0 and h −1 = h −2 = 0.
By setting the elements of a delta vector to zero when their individual values are less than a defined Delta Threshold Θ, the number of matrix-vector multiply-and-accumulate (MAC) operations is reduced by 5X to 100X, depending on the dynamics of the input and hidden units [10] . It allows skipping entire columns of the weight matrix. That way, DRAM weight memory reads are still in efficient burst mode.
III. EDGEDRNN ACCELERATOR

A. Accelerator Design
The design of EdgeDRNN aims to achieve low-latency RNN inference with batch size of 1, which are needed for real-time operation with minimum latency. 2D arithmetic unit arrays are not suitable here due to limited weight reuse, scarce onchip memory resources and narrow external memory interface on embedded systems like MiniZed. The vector processing element (PE) array in EdgeDRNN is able to fully utilize the external memory bandwidth. Fig. 1a shows the design of the EdgeDRNN accelerator. The number of PEs, K, in EdgeDRNN is K = BW DRAM /BW W = 64/8 = 8, where BW W = 8 is the weight precision and BW DRAM = 64 the external memory interface bit-width. EdgeDRNN can be configured to support 1, 2, 4, 8, 16-bit fixed-point weights and 16-bit fixed-point activations; in this paper we used only 8-bit weights. The delta unit (DU) includes BRAM memory that records previous states x t−1 and h t−2 to be used for calculating delta vectors ∆x and ∆h. The DU checks one element in a delta vector per cycle. Elements that exceed Θ result in non-zero elements and are broadcast to all D-FIFOs that drive PEs. As shown in Figs. 1a and 1b, DU computes column pointers (pcol) to nonzero delta vector elements that are sent to the global controller (CTRL). Using pcol, CTRL generates instructions, containing the physical start address of a weight column and the burst length given in Fig. 1b , to control the AXI Datamover IP to fetch weights (biases are appended to weights). On MiniZed, DRAM data moves through the PL's DMA and Datamover. 0x00 0x01 0x02 0x04 0x08 0x10 0x20 0x40 0x80
Delta Threshold Θ Fig. 2 shows the design of the PE. The PE has a 16-bit multiplier MUL and two adders, 32-bit ADD0 and 16-bit ADD1. Multiplexers are placed before operands of MUL to reuse it in both matrix-vector multiplications between delta vectors ∆ and weights W , and any element-wise multiplication. The nonlinear unit (NLU) uses look-up tables (LUT) to compute quantized sigmoid and tanh functions. The multiplexer below ADD0 selects between BRAM data and '0' for accumulation and necessary BRAM initialization respectively. Signal s from CTRL is used to control multiplexers and select target nonlinear function of NLU. ADD1 is responsible for element-wise additions and sends the output activation h to output buffer OBUF. Fig. 3 shows the implementation of EdgeDRNN on the Zynq-7007S system-on-chip (SoC) on the $89 MiniZed development board [11] . EdgeDRNN is implemented in the programmable logic (PL). I/O is managed by an AXI Direct Memory Access (DMA) IP. The AXI Datamover fetches weights from DDR3 memory on the Processing System (PS) side through an 64-bit (BW DRAM ) AXI-Full High Performance (HP) slave port. The AXI-Lite General Purpose (GP) master port is used for the single-core ARM Cortex-A9 CPU to 
B. Implementation on MiniZed
IV. EXPERIMENTAL RESULTS
We trained 6 different sizes of GRU and corresponding DeltaGRU networks to compare their word error rate (WER) on the TIDIGITS audio digit dataset, evaluated using the greedy decoder. Inputs of all networks are 40-dimensional log filter bank features extracted from audio sampled at 20 kHz and framed with 25 ms frame size and 10 ms frame stride. Networks are trained for 50 epochs using the Connectionist Temporal Classification (CTC) loss function [12] and L1 regularizer with factor β=1e-5 [10] . The Adam optimizer was used to update network parameters with learning rate of 3e-4 and batch size of 32. EdgeDRNN was configured to use INT16 activations and INT8 weights and these networks were trained in PyTorch 1.2.0 with a quantization method similar to [13] . We used DeltaGRU Θ from 0 to 0.5 (0x80). Training was coded in Python with PyTorch 1.2.0 and ran on an NVIDIA GTX 1080 GPU with CUDA 10 and cuDNN 7.6. Latency and throughput of EdgeDRNN were evaluated on DeltaGRU networks of different sizes using the first 10,000 timesteps of the test set. The latency is the elapsed time from when input data is fetched for RNN computation to when RNN output data is available in DRAM. Figure 4 shows the EdgeDRNN throughput and WER versus the Θ used in training and testing of a 2L-768H-DeltaGRU network. With 8 PEs at 125 MHz, EdgeDRNN has a theoretical peak throughput of 2 GOp/s. At Θ = 0, there is still a speedup of about 2X from natural sparsity of the delta vectors. Higher Θ leads to better effective throughput, but with gradual slight WER degradation. The optimal point is at Θ = 0x40 (0.25), just before a dramatic increase of WER, where EdgeDRNN achieves an effective throughput around 20.2 GOp/s with 1.3% WER. We use the same Θ = 0x40 to train all other DeltaGRU networks and their accuracy is compared with GRU networks of the same size in Table II . The smallest network 1L-256H-DeltaGRU has a 1.36% WER increase. The largest network 2L-768H-DeltaGRU achieves a 0.53% higher WER but 4X more effective throughput. Setting Θ <= 0x08 shows that INT16/INT8 arithmetic achieves the same accuracy as FP32 (Table IV) , but here the effective throughput is reduced to 6.5 versus 20.2 GOp/s/W.
A. Accuracy and Throughput
B. Theoretical & Measured Performance
The theoretical estimated mean effective throughput ν of EdgeDRNN running a DeltaGRU layer is given as:
where Op is the number of operations in a DeltaGRU layer per timestep, τ M the latency of MxV and τ A the latency of remaining operations to produce the activation. Γ ∆x and Γ ∆h are the mean sparsity of input and hidden units respectively, L the number of hidden layers and f the clock frequency. Table IV compares EdgeDRNN with other platforms. The same task (first 10,000 timesteps of the test set) was benchmarked on EdgeDRNN, ASIC and GPUs. The Intel Compute Stick 2 (NCS2) does not support GRU and was benchmarked with an LSTM network with similar parameter count and trained on the same dataset and hyperparameters. For benchmark of GPUs, we used the cuDNN implementation of GRU that achieved 715 µs latency on NVIDIA GTX 1080, which is 2.4X quicker than the DeltaGRU using the NVIDIA cuSPARSE library. We also compare this work to reported specifications of DeepStore [14] , which has similar power consumption as EdgeDRNN, and ESE [6] , which is a sparse matrix-vector multiplication accelerator for LSTM.
The power efficiency results show that EdgeDRNN achieves over 4.8X higher system power efficiency compared to com-mercial ASIC and GPU products, 30X higher on-chip power efficiency compared to [14] and 4.3X higher system power efficiency than ESE. Fig. 6 compares the latencies on a test set sample. Edge-DRNN is as quick as 1080 GPU and 6X quicker than the other platforms. EdgeDRNN latency is lower during the silent or quieter periods (e.g. between 120 s and 140 s).
The delta threshold Θ allows instantaneous tradeoff of accuracy versus latency. Using sparsity in delta vectors allows the arithmetic units on this task to effectively compute ten times more operations.
The throughput of commercial edge devices on batch-1 RNNs are a factor of more than 100X less than the claimed peak performance offered by these platforms, which range from 500 GOp/s for Jetson Nano 1 up to nearly 10 TOp/s for GTX 1080 2 . It shows that an optimized RNN platform can do better in throughput and especially power efficiency.
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